首页> 外文OA文献 >DIGITAL PHASE LOCKED LOOPS WITH SEQUENTIAL LOOP FILTERS: A CASE FOR COARSE QUANTIZATION

【2h】

DIGITAL PHASE LOCKED LOOPS WITH SEQUENTIAL LOOP FILTERS: A CASE FOR COARSE QUANTIZATION

机译：具有顺序环路滤波器的数字相位锁定环路：粗量化的情况

页面导航

摘要
著录项
相似文献
相关主题

摘要

International Telemetering Conference Proceedings / October 10-12, 1972 / International Hotel, Los Angeles, California

机译：国际遥测会议论文集/ 1972年10月10日至12日/加利福尼亚洛杉矶国际酒店

著录项

作者
Cessna J. R.;
展开▼
作者单位

展开▼
年度 1972
总页数
原文格式 PDF
正文语种 en_US
中图分类

相似文献

外文文献
中文文献
专利

1. An Ultra-wide Range Digitally Adaptive Control Phase Locked Loop With New 3-phase Switched Capacitor Loop Filter [J] . Shiro DOSHO, Naoshi YANAGISAWA, Kazuaki SOGAWA, IEICE Transactions on Electronics . 2007,第6期

机译：具有新型三相开关电容环路滤波器的超宽范围数字自适应控制锁相环
2. A 0.65-1.35 GHz synthesizable all-digital phase locked loop with quantization noise suppressing time-to-digital converter [J] . YAL?IN BALCIO?LU, GüNHAN DüNDAR Turkish Journal of Electrical Engineering and Computer Sciences . 2017,第3期

机译：具有量化噪声抑制时间数字转换器的0.65-1.35 GHz可合成全数字锁相环
3. Quantization Noise Analysis of Time-to-Digital-Converter-Based All-Digital Phase-Locked Loop and Frequency Discriminators [J] . Park Sungkyung, Park Chester Sungchung Journal of circuits, systems and computers . 2016,第11期

机译：基于时间到数字转换器的全数字锁相环和鉴频器的量化噪声分析
4. A low-jitter all-digital phase-locked loop using a suppressive digital loop filter [C] . Hsuan-Jung Hsu, Shi-Yu Huang VLSI Design, Automation and Test, 2009. VLSI-DAT '09 . 2009

机译：使用抑制型数字环路滤波器的低抖动全数字锁相环
5. Design and implementation of a gigabit-rate optical receiver and a digital frequency-locked loop for phase-locked loop based applications. [D] . Beaudoin, Francis. 2004

机译：千兆位速率光接收器和数字锁频环的设计和实现，用于基于锁相环的应用。
6. A Digital Constant-Frequency Pulsed Phase-Locked-Loop Instrument for Real-Time Absolute Ultrasonic Phase Measurements [O] . Harold A. Haldren, Mool C. Gupta, Daniel F. Perey, -1

机译：数字恒频脉冲锁相环仪器用于实时绝对超声相位测量
7. A design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loop analogy [O] . Volodymyr Kratyuk, Student Member, Pavan Kumar Hanumolu, 2007

机译：基于电荷泵锁相环类比的全数字锁相环设计程序

DIGITAL PHASE LOCKED LOOPS WITH SEQUENTIAL LOOP FILTERS: A CASE FOR COARSE QUANTIZATION

摘要

著录项

相似文献

相关主题

期刊订阅