首页> 外文OA文献 >ATLAS simulation based characterization of Recessed-S/D FD SOI MOSFETs with non-uniform lateral doping
【2h】

ATLAS simulation based characterization of Recessed-S/D FD SOI MOSFETs with non-uniform lateral doping

机译:基于ATLAS模拟的非均匀横向掺杂S / D FD SOI嵌入式MOSFET的特性

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

As scaling down the technology into nanometer regime, short channel effects (SCE) and manufacturing limits will increase, which alters the performance of devices. Silicon-on-insulator (SOI) has got reputation that is a promising technology in the last decade offering more CMOS devices with higher density, higher speed, and reduced second order effects for submicron VLSI applications. Recent investigations have been reported fully depleted (FD) SOI devices are the best solutions because of their suitability to shrinking methods comparative to bulk silicon CMOS devices. Further, implicit the extra advantages, like sub threshold current reduction and improvement in Analog/RF performance; channel engineering and source/drain engineering techniques are implemented in FD SOI MOSFET. Recessed FD SOI MOSFET with non-uniform lateral doping structure gives some solutions to SCEs and better device performance by changing doping levels in different length ratios of channel region in lateral direction In this project work, a comprehensive performance study of source/drain (S/D) engineered SOI MOSFET with non-uniform doping in Channel region is presented. To analyse the characterisation of proposed structure, all the characteristics parameters extracted by using simulation tool. Those characteristics parameters are Surface potential, Threshold voltage, Sub-threshold current, Device capacitances, Drain current, Transconductance, Output conductance, Transconductance generation efficiency, Cut-off frequency and Maximum frequency of oscillation have been carried out and compared with its SOI MOSFETs and non-S/D engineered ones. To extract the characteristics parameters of Device H and Y-parameters are used. All these numerical simulation results are performed using ATLASTM, a 2-D numerical device simulator from SILVACO Inc.
机译:随着将技术缩小到纳米范围,短通道效应(SCE)和制造限制将增加,从而改变了器件的性能。绝缘体上硅(SOI)的声誉在过去十年中是一项很有前途的技术,可为亚微米VLSI应用提供更多具有更高密度,更高速度和降低的二阶效应的CMOS器件。最近的研究表明,与大容量硅CMOS器件相比,全耗尽(FD)SOI器件是最佳解决方案,因为它们适合于收缩方法。此外,还隐含了额外的优势,例如降低了亚阈值电流并提高了模拟/ RF性能;通道工程和源/漏工程技术在FD SOI MOSFET中实现。具有不均匀横向掺杂结构的FD SOI嵌入式MOSFET通过改变横向不同沟道区域长度比中的掺杂水平,为SCE和更好的器件性能提供了一些解决方案。在本项目工作中,对源/漏(S / D)提出了在沟道区域掺杂不均匀的工程SOI MOSFET。为了分析所提出结构的特性,使用仿真工具提取了所有特性参数。这些特性参数包括表面电势,阈值电压,亚阈值电流,器件电容,漏极电流,跨导,输出电导,跨导生成效率,截止频率和最大振荡频率,并将其与SOI MOSFET和非S / D工程的。为了提取设备的特性参数,使用了H参数和Y参数。所有这些数值仿真结果都是使用SILVACO Inc.的二维数值设备仿真器ATLASTM进行的。

著录项

  • 作者

    Raju G;

  • 作者单位
  • 年度 2014
  • 总页数
  • 原文格式 PDF
  • 正文语种
  • 中图分类

相似文献

  • 外文文献
  • 中文文献
  • 专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号