首页> 外文OA文献 >Analog and RF Performance Evaluation of Dual Metal Double Gate High-k Stack (DMDG-HKS) MOSFETs
【2h】

Analog and RF Performance Evaluation of Dual Metal Double Gate High-k Stack (DMDG-HKS) MOSFETs

机译:双金属双栅极高k堆叠(DMDG-HKS)MOSFET的模拟和RF性能评估

摘要

Dual Metal Gate (DMG) technology was proposed to reduce the short channel effects (SCE’s) of double gate MOSFETs. But, DMG alone is not enough to rectify the problem of gate tunneling current due to thinning of oxide layer with device downscaling. So, the use of high-k dielectric as gate oxide is considered to overcome the gate tunneling effect. But, high gate dielectric thickness leads to higher fringing fields leading to undesirable higher gate capacitance. So, the use of oxide stack i.e. a combination of silicon dioxide and high-k dielectric material is preferred as gate oxide. This paper presents the evaluation of the analog performance of nMOS dual metal double gate with high-k oxide stack (DMDG-HKS) MOSFETs, comparing their performance with those exhibited by dual metal double gate (DMDG) transistors and single metal double gate (SMDG) transistors of identical dimensions. The analog performance has been investigated in subthreshold regime of operation by varying the channel length, gate oxide stack and considering different analog parameters extracted from the 2-D device simulations. It has been observed that the DMDG-HKS devices offer better transconductance gm, early voltage Va, intrinsic gain gm / gd, drain conductance gd, transconductance generation factor gm / Id, transition frequency fT, etc. The variation of these analog parameters has also been investigated by changing the equivalent oxide thickness (EOT) and channel length of the DMDG-HKS transistor and has been observed that above parameters tends to improve with channel length and EOT as well.When you are citing the document, use the following link http://essuir.sumdu.edu.ua/handle/123456789/31940
机译:提出了双金属栅(DMG)技术来减少双栅MOSFET的短沟道效应(SCE)。但是,仅DMG不足以解决由于器件尺寸缩小而使氧化物层变薄而引起的栅极隧穿电流问题。因此,考虑使用高k电介质作为栅极氧化物来克服栅极隧穿效应。但是,高的栅极电介质厚度导致较高的边缘场,从而导致不希望的较高的栅极电容。因此,优选使用氧化物堆叠体,即二氧化硅和高k介电材料的组合作为栅氧化物。本文介绍了具有高k氧化物堆叠(DMDG-HKS)MOSFET的nMOS双金属双栅极(MOSFET)的模拟性能评估,并将其性能与双金属双栅极(DMDG)晶体管和单金属双栅极(SMDG)展示的性能进行了比较)尺寸相同的晶体管。通过改变沟道长度,栅氧化层并考虑从2-D器件仿真中提取的不同模拟参数,在亚阈值工作状态下研究了模拟性能。据观察,DMDG-HKS器件具有更好的跨导gm,早期电压Va,固有增益gm / gd,漏极电导gd,跨导生成因子gm / Id,过渡频率fT等。这些模拟参数的变化也具有通过更改DMDG-HKS晶体管的等效氧化物厚度(EOT)和沟道长度进行了调查,结果发现上述参数也随着沟道长度和EOT的提高而趋于改善。 ://essuir.sumdu.edu.ua/handle/123456789/31940

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号