首页> 外文OA文献 >A 5GHz1.8V Low Power CMOS Low-Noise Amplifier
【2h】

A 5GHz1.8V Low Power CMOS Low-Noise Amplifier

机译:5GHz1.8V低功耗CMOS低噪声放大器

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

Wireless local-area networks (WLANs) have been deployed as office and home communications infrastructures worldwide. The diversification of the standards, such as IEEE 802.11 series demands the design of RF front-ends. Low power consumption is one of the most important design concerns in the application of those technologies. To maintain competitive hardware costs, CMOS has been used since it is the best solution for low cost and high integration processing, allowing analog circuits to be mixed with digital ones. In the receiver chain, the low noise amplifier (LNA) is one of the most critical blocks in a transceiver design. The sensitivity is mainly determined by the LNA noise figure and gain. It interfaces with the pre-select filter and the mixer. Furthermore, since it is the first gain stage, care must be taken to provide accurate input match, low-noise figure, good linearity and a sufficient gain over a wide band of operation. Several CMOS LNAs have been reported during the last decade, showing that the most research has been done at 802.11/b and GSM standards (900-2400MHz spectrum) and more recently at 802.11/a (5GHz band). One of the more significant disadvantages of 802.11/b is that the frequency band is crowded and subject to interference from other technologies, as is 2.4GHz cordless phones and Bluetooth. As the demand for radio-frequency integrated circuits, operating at higher frequency bands, increases, the IEEE 802.11/a standard becomes a very attractive option to wireless communication system developers. This paper presents the design and implementation of a low power, low noise amplifier aimed at IEEE 802.11a for WLAN applications. It was designed to be integrated with an active balun and mixer, representing the first step toward a fully integrated monolithic WLAN receiver. All the required circuits are integrated at the same die and are powered by 1.8V supply source. Preliminary experimental results (S-parameters) are shown and promise excellent results. The LNA circuit design details are illustrated in Section 2. Spectre simulation results focused at gain, noise figure (NF) and input/output matching are presented in Section 3. Finally, conclusions and comparison with other recently reported LNAs are made in Section 4, followed by future work.
机译:无线局域网(WLAN)已被部署为全球的办公室和家庭通信基础设施。诸如IEEE 802.11系列之类的标准的多样化要求RF前端的设计。低功耗是这些技术应用中最重要的设计问题之一。为了保持具有竞争力的硬件成本,已使用CMOS,因为它是低成本和高集成度处理的最佳解决方案,可将模拟电路与数字电路混合。在接收器链中,低噪声放大器(LNA)是收发器设计中最关键的模块之一。灵敏度主要由LNA噪声系数和增益决定。它与预选滤波器和混频器连接。此外,由于它是第一个增益阶段,因此必须注意在宽工作范围内提供准确的输入匹配,低噪声系数,良好的线性度和足够的增益。在过去的十年中,已经报道了几种CMOS LNA,表明大多数研究是在802.11 / b和GSM标准(900-2400MHz频谱)上进行的,而最近的研究是在802.11 / a(5GHz频带)上进行的。 802.11 / b的最主要缺点之一是频带拥挤,并受到其他技术的干扰,例如2.4GHz无绳电话和蓝牙。随着对在更高频带上运行的射频集成电路的需求增加,IEEE 802.11 / a标准成为无线通信系统开发人员非常有吸引力的选择。本文介绍了针对WLAN应用的针对IEEE 802.11a的低功耗,低噪声放大器的设计和实现。它被设计为与有源巴伦和混频器集成在一起,这是朝着完全集成的单片WLAN接收器迈出的第一步。所有必需的电路都集成在同一芯片上,并由1.8V电源供电。初步实验结果(S参数)已显示,并有望获得出色的结果。 LNA电路的设计细节在第2节中进行了说明。在第3节中介绍了针对增益,噪声系数(NF)和输入/输出匹配的频谱模拟结果。最后,在第4节中给出了与其他最近报道的LNA的结论和比较。接下来的工作。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号