We present in this paper an analytical method for the evaluation of the performances of the BFL (Buffered FET Logic configuration) GaAs structures. Based on a representation of the average imbalance current, it allows direct evaluation of delays, with clear indication of technological, structural and environmental parameters, allowing the definition of sizing and optimization criteria. This method is validated through SPICE simulations on different configurations.
展开▼
