Inertial effect handling method for CMOS digital IC simulation

摘要

A method is presented for determining the occurrence of the inertial effect (pulse filtering) in CMOS digital logic gates to overcome the limitations of conventional approaches. It is based on accounting for individual input gate thresholds and a new scheduling mechanism, while maintaining compatibility with existing delay models.