首页> 外文OA文献 >Accurately modelling of parasitics in power electronics circuits using an easy RLC-extraction method
【2h】

Accurately modelling of parasitics in power electronics circuits using an easy RLC-extraction method

机译:使用简单的RLC提取方法对电力电子电路中的寄生虫进行精确建模

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

A method for accurately modelling parasitics in power electronic circuits, is presented in this paper. The freeware software programs FastCap and FastHenry are used to create a model of the printed circuit board tracks, consisting of resistances, self and mutual inductances, and self and mutual capacitances. This model can be easily loaded into a standard circuit simulator such as Spice, together with models for other components, such as the diodes, transistors, coils and capacitances. Thus, the power electronic circuit can easily be simulated in the time domain, returning electrical currents and voltages typically being subject to ringing effects and overshoot.
机译:本文提出了一种精确建模电力电子电路中寄生效应的方法。免费软件程序FastCap和FastHenry用于创建印刷电路板走线的模型,该模型由电阻,自感和互感以及自电容和互电容组成。可以轻松地将此模型与其他组件(例如二极管,晶体管,线圈和电容)的模型一起加载到Spice等标准电路模拟器中。因此,可以在时域中轻松模拟功率电子电路,返回的电流和电压通常会受到振铃和过冲的影响。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号