首页> 外文OA文献 >Global Optimization of Integrated Transformers for High Frequency Microwave Circuits Using a Gaussian Process Based Surrogate Model
【2h】

Global Optimization of Integrated Transformers for High Frequency Microwave Circuits Using a Gaussian Process Based Surrogate Model

机译:使用基于高斯过程的替代模型对高频微波电路集成变压器进行全局优化

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

Design and optimization of microwave passive components is one of the most critical problems for RF IC designers. However, the state-of-the-art methods either have good efficiency but highly depend on the accuracy of the equivalent circuit models, which may fail the synthesis when the frequency is high; or fully depend on electromagnetic (EM) simulations, whose solution quality is high but are too expensive. To address the problem, a new method, called Gaussian Process-Based Differential Evolution for Constrained Optimization (GPDECO) is proposed. In particular, GPDECO performs global optimization of the microwave structure using EM simulations, and a Gaussian process (GP) based surrogate model is constructed ON-LINE at the same time to predict the results of expensive EM simulations. GPDECO is tested by two 60GHz transformers and comparisons with the state-of-the-art methods are performed. The results show that GPDECO can generate high performance RF passive components that cannot be generated by the available efficient methods. Compared with available methods with the best solution quality, GPDECO can achieve comparable results but only costs 20%-25% of the computational effort. Using parallel computation in an 8-core CPU, the synthesis can be finished in less than 0.5 hour.
机译:微波无源元件的设计和优化是RF IC设计人员最关键的问题之一。但是,现有技术方法效率很高,但在很大程度上取决于等效电路模型的精度,当频率较高时,合成方法可能会失败。或完全取决于电磁(EM)仿真,其解决方案质量很高,但价格太昂贵。为了解决这个问题,提出了一种新的方法,称为基于高斯过程的约束优化差分演化(GPDECO)。特别是,GPDECO使用电磁仿真对微波结构进行了全局优化,同时在线建立了基于高斯过程(GP)的替代模型,以预测昂贵的电磁仿真的结果。 GPDECO已通过两个60GHz变压器进行了测试,并与最新方法进行了比较。结果表明,GPDECO可以生成高性能的射频无源组件,而现有的高效方法则无法生成这些组件。与具有最佳解决方案质量的可用方法相比,GPDECO可以达到可比的结果,但仅花费20%-25%的计算工作量。使用8核CPU中的并行计算,可以在不到0.5小时的时间内完成综合。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号