The need for reliable power-optimized systems in unreliable nanometer CMOS requires self-healing reconfigurable circuits. This paper describes the system-level design for adegradation-resilient high-voltage line driver. The optimum design parameters are described in the trade-off between power efficiency and degradation resilience, while keeping the area overhead small.
展开▼