首页> 外文OA文献 >Radio-frequency integrated-circuit design for CMOS single-chip UWB systems
【2h】

Radio-frequency integrated-circuit design for CMOS single-chip UWB systems

机译:CMOS单芯片UWB系统的射频集成电路设计

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

Low cost, a high-integrated capability, and low-power consumption are the basic requirements for ultra wide band (UWB) system design in order for the system to be adopted in various commercial electronic devices in the near future. Thus, the highly integrated transceiver is trended to be manufactured by companies using the latest silicon based complimentary metal-oxide-silicon (CMOS) processes. In this dissertation, several new structural designs are proposed, which provide solutions for some crucial RF blocks in CMOS for UWB for commercial applications. In this dissertation, there is a discussion of the development, as well as an illustration, of a fully-integrated ultra-broadband transmit/receive (T/R) switch which uses nMOS transistors with deep n-well in a standard 0.18-?m CMOS process. The new CMOS T/R switch exploits patterned-ground-shield on-chip inductors together with MOSFET?s parasitic capacitances in order to synthesize artificial transmission lines which result in low insertion loss over an extremely wide bandwidth. Within DC-10 GHz, 10-18 GHz, and 18-20 GHz, the developed CMOS T/R switch exhibits insertion loss of less than 0.7, 1.0 and 2.5 dB and isolation between 32-60 dB, 25-32 dB, and 25-27 dB, respectively. The measured 1-dB power compression point and input third-order intercept point reach as high as 26.2 and 41 dBm, respectively. Further, there is a discussion and demonstration of a tunable Carrier-based Time-gated UWB transmitter in this dissertation which uses a broadband multiplier, a novel fully integrated single pole single throw (SPST) switch designed by the CMOS process, where a tunable instantaneous bandwidth from 500 MHz to 4 GHz is exhibited by adjusting the width of the base band impulses in time domain. The SPST switch utilizes the synthetic transmission line concept and multiple reflections technique in order to realize a flat insertion loss less than 1.5 dB from 3.1 GHz to 10.6 GHz and an extremely high isolation of more than 45 dB within this frequency range. A fully integrated complementary LC voltage control oscillator (VCO), designed with a tunable buffer, operates from 4.6 GHz to 5.9 GHz. The measurement results demonstrate that the integrated VCO has a very low phase noise of ?117 dBc/ Hz at 1 MHz offset. The fully integrated VCO achieves a very high figure of merit (FOM) of 183.5 using standard CMOS process while consuming 4 mA DC current.
机译:低成本,高集成能力和低功耗是超宽带(UWB)系统设计的基本要求,以便在不久的将来在各种商用电子设备中采用该系统。因此,趋势是由公司使用最新的基于硅的互补金属氧化物硅(CMOS)工艺制造高度集成的收发器。本文提出了几种新的结构设计方案,这些结构设计方案可为商用UWB CMOS中的一些关键RF模块提供解决方案。本文讨论了一种完全集成的超宽带发射/接收(T / R)开关的开发和示例,该开关使用标准深度为0.18-Ω的具有深n阱的nMOS晶体管。 m CMOS工艺。新型CMOS T / R开关利用带图案的接地屏蔽片上电感器以及MOSFET的寄生电容来合成人工传输线,从而在极宽的带宽内实现了低插入损耗。在DC-10 GHz,10-18 GHz和18-20 GHz范围内,已开发的CMOS T / R开关的插入损耗小于0.7、1.0和2.5 dB,隔离度为32-60 dB,25-32 dB和25-27 dB。测得的1 dB功率压缩点和输入三阶交调点分别高达26.2和41 dBm。此外,本文还讨论并演示了基于可调谐载波的时控UWB发射机,该发射机使用宽带倍增器,这是一种由CMOS工艺设计的新颖的完全集成单刀单掷(SPST)开关,其中瞬时可调通过调整时域中基带脉冲的宽度,可以显示500 MHz至4 GHz的带宽。 SPST开关利用合成传输线概念和多次反射技术,以实现在3.1 GHz至10.6 GHz范围内的平坦插入损耗小于1.5 dB,并且在该频率范围内具有超过45 dB的极高隔离度。设计有可调缓冲器的完全集成的互补LC压控振荡器(VCO)的工作频率为4.6 GHz至5.9 GHz。测量结果表明,在1 MHz偏移下,集成VCO的相位噪声非常低,约为117 dBc / Hz。完全集成的VCO使用标准CMOS工艺达到183.5的极高品质因数(FOM),同时消耗4 mA直流电流。

著录项

  • 作者

    Jin Yalin;

  • 作者单位
  • 年度 2009
  • 总页数
  • 原文格式 PDF
  • 正文语种 en_US
  • 中图分类

相似文献

  • 外文文献
  • 中文文献
  • 专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号