Defect state passivation at III-V oxide interfaces for complementary metal–oxide–semiconductor devices

摘要

This is the author accepted manuscript. The final version is available from AIP via http://dx.doi.org/10.1063/1.4913832