A single cycle accessible two-level cache architecture for reducing the energy consumption of embedded systems

摘要

International SoC Design Conference (ISOCC 2008) : November 24-25, 2008 : Busan, Korea