首页> 美国政府科技报告 >Digital signal array processor for NSLS booster power supply upgrade

【24h】

Digital signal array processor for NSLS booster power supply upgrade

机译：用于NsLs升压电源升级的数字信号阵列处理器

获取原文

页面导航

摘要
著录项
相似文献
相关主题

摘要

The booster at the NSLS is being upgraded from 0.75 to 2 pulses per second. To accomplish this, new power supplied for the dipole, quadrupole, and sextupole have been installed. This paper will outline the design and function of the digital signal processor used as the primary control element in the power supply control system.

著录项

作者
Olsen, R.; Dabrowski, J.; Murray, J.;
展开▼
作者单位

展开▼
年度 1993
页码 1-3
总页数 3
原文格式 PDF
正文语种 eng
中图分类工业技术;
关键词
Computerized Control Systems ; Particle Boosters ; Power Supplies ; Array Processors ; Design ; Modifications ; NSLS ; Parallel Processing ; Signal Conditioners;

机译：计算机控制系统;粒子增强器;电源;阵列处理器;设计;修改; NsLs;并行处理;信号调节器;

相似文献

外文文献
中文文献
专利

1. Low power field programmable gate array implementation of fast digital signal processing algorithms: characterisation and manipulation of data locality [J] . Computers & Digital Techniques, IET . 2011,第2期

机译：低功耗现场可编程门阵列快速数字信号处理算法的实现：数据局部性的表征和处理
2. DIGITAL SIGNAL PROCESSOR TRIGGERING CONVERTERS IN SWITCHED MODE POWER SUPPLIES [J] . U. Sabura Banu, G. Uma, M. A. Pannerselvam Journal of the Instrument Society of India: Proceedings of the national symposium on instrumentation . 2005,第3期

机译：开关电源中的数字信号处理器触发转换器
3. Upgrade of the NSRRC Booster Power Supply [J] . Chen-Yao Liu, Kuo-Bin Liu, Yao-Ching Hsieh, EPE Journal: European Power Electronics and Drives . 2013,第1期

机译：NSRRC升压电源的升级
4. Digital signal array processor for NSLS booster power supply upgrade [C] . Olsen, R., Dabrowski, . 1993

机译：用于NSLS升压电源升级的数字信号阵列处理器
5. Digital Signal Processing Algorithms Implemented on Graphics Processing Units and Software Development for Phased Array Receiver Systems [D] . Ruzindana, Mark William. 2021

机译：用于分阶段阵列接收系统的图形处理单元和软件开发中实现的数字信号处理算法
6. Feasibility of an ultra-low power digital signal processor platform as a basis for a fully implantable brain-computer interface system [O] . Po T. Wang, Keulanna Gandasetiawan, Colin M. McCrimmon, -1

机译：超低功耗数字信号处理器平台作为完全植入式脑机接口系统的基础的可行性
7. Low power field programmable gate array implementation of fast digital signal processing algorithms: characterisation and manipulation of data locality [O] . McKeown, Shauna, Woods, Roger 2011

机译：低功耗现场可编程门阵列快速数字信号处理算法的实现：数据局部性的表征和处理
8. Digital signal array processor for NSLS booster power supply upgrade. [R] . Olsen, R., Dabrowski, J., Murray, J. 1993

机译：用于NsLs升压电源升级的数字信号阵列处理器。

Digital signal array processor for NSLS booster power supply upgrade

摘要

著录项

相似文献

相关主题

期刊订阅