首页> 美国政府科技报告 >Versatile masking process for plasma etched backside via holes in GaAs
【24h】

Versatile masking process for plasma etched backside via holes in GaAs

机译:用于Gaas等离子蚀刻背面通孔的多功能掩模工艺

获取原文

摘要

We have developed a versatile backside via patterning process for a visible transmission modulator application. The vias are processed on mechanically thinned (approximately)100 (mu)m thick GaAs using a (approximately)45 (mu)m thick, negative tone, photo definable Polyimide mask and RIE plasma etching. The Polyimide masking process was found to be superior in both etch resistance and ease of use (more robust process, thicker, straighter sidewall Profile films,were more easily attained) to masking with standard optical photoresist. With the improved etch resistance (GaAs-to-polyimide etch selectivities > 10:1) we were able to Optimize Cl(sub 2)-based plasma chemistries and etching conditions to achieve high GaAs etch rates in the RIE exceeding 5.0 (mu)m/min. These etch optimization results along with our novel via patterning process are reported in this paper. (ERA citation 19:033954)

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号