Matrix Model of Digital Systems and Its Use in Automatic Test Generation

摘要

A mathematical model describing digital integrated circuits at the logic gate level is formulated. The model contains explicit information about the behavior of each logic gate in the circuit and about the entire circuit topology. The complexity of the model is shown to be linear in the number of lines in a gate level logic diagram of the circuit. (ERA citation 07:063857)