首页> 美国政府科技报告 >Logic and Fault Simulation on the Mach1000 Hardware Accelerator
【24h】

Logic and Fault Simulation on the Mach1000 Hardware Accelerator

机译:mach1000硬件加速器的逻辑与故障仿真

获取原文

摘要

This document describes an interface between Mentor Graphics brand workstations and the Mach1000 simulation accelerator from Silicon Solutions (Zycad) Corp. It discusses logic and fault simulation concepts, system administration, simulation models, hierarchical fault reporting, and hierarchical fault analysis. The tools that are presented perform simulations (MX), report fault simulation results hierarchically, and schedule jobs to share the Mach1000 (SSD). In addition, a method of hierarchical fault analysis is developed that allows the use to determine whether a fault is undetectable or at best possibly detectable (divergent). The tools that implement the hierarchical fault analysis method are also presented. Numerous example problems are worked throughout to clarify and demonstrate the concepts that are being discussed. (ERA citation 13:032029)

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号