首页> 美国政府科技报告 >Alternative Gate Designs for Improved Radiation Hardness in Bulk CMOS IntegratedCircuits
【24h】

Alternative Gate Designs for Improved Radiation Hardness in Bulk CMOS IntegratedCircuits

机译:替代栅极设计改善了大容量CmOs集成电路的辐射硬度

获取原文

摘要

In the last 30 years, the world has become increasingly dependent on space-basedsystems. These systems require varying degrees of radiation tolerance to perform their missions. Current radiation hardening processes for integrated circuits are expensive and consume significant layout area, increase power consumption, and decrease the frequency of operation. Furthermore, it is becoming more difficult to find fabricators for radiation-hardened electronic devices. In this thesis, two new transistor designs using a bulk CMOS process are tested for radiation hardness and are compared to a standard design. Both show a degree of improvement in subthreshold leakage current and threshold voltage shift over the control transistors. The new designs demonstrate an ability to reduce the effects of radiation on transistor parameters by means of an applied voltage to a second layer of polysilicon material above the control gate material.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号