Chip-Scale Atomic Clock - Low-Power Physics Package; Conference paper

摘要

We have undertaken a development effort to produce a prototype chip- scale atomic clock (CSAC). The design goals include short-term stability, with a total power consumption of less than 30 mW and overall device volume.