首页> 美国政府科技报告 >The Ministick Process for Packaging InteGRATED Circuit Flat Packs
【24h】

The Ministick Process for Packaging InteGRATED Circuit Flat Packs

机译:包装集成电路扁平包装的ministick工艺

获取原文

摘要

The Ministick process for fabricating flat-pack type multilayer circuitry boards was developed because of the need for space circuitry that meets ease of design and manufacture requirements. Starting with a circuit design in the form of a logic diagram, the design phase progresses to the final artwork template. This template, photo reduced, is the basic tool in the fabrication of the assembly frames. The circuit of each layer of an assembly frame is produced by chemically milling substrates which have been sensitized with the desired circuit by use of the final artwork template. These substrates are made by laminating an epoxy glass cloth dielectric material to a Kovar sheet. Individual circuit layers are then combined to form an assembly frame, and Integrated Circuit modules are welded to the frame to complete the circuitry. When more than one assembly frame is required to complete the circuitry, the frames are electrically connected by means of a mother board. Although multilayer circuit boards are used in this procedure, no interlayer connections are required. (Author)

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号