首页> 美国政府科技报告 >Analysis and Design of Maximum-Gain, Low-Current Junction Field Effect Transistor Configurations
【24h】

Analysis and Design of Maximum-Gain, Low-Current Junction Field Effect Transistor Configurations

机译:最大增益,低电流结型场效应晶体管结构的分析与设计

获取原文

摘要

Representative types of junction field effect transistor (JFET) configurations are analyzed on a qualitative comparative basis to determine the JFET configuration with the largest gain. Experimental results are presented on a small current amplifying device (SCAD) whose design is based on this determination. (Author)

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号