Minimizing the Components of Frequency Dividers by Using J-K Flip-Flops

摘要

A method for constructing a group of fast digital dividers using standard clocked J-K flip-flops is presented. The dividers require no additional logic elements, and the speed of division is therefore limited only the inherent propagation delay of the J.K. elements. (Author)