A Class of Testable Gate Network Realizations for Logic Functions

摘要

By assuming that the functions realized by certain subnetworks of certain gate networks realizing an arbitrary logic function are known, techniques to derive tests to detect faults in these networks are derived. (Author)