Dual Interlocked Logic for Single-Event Transient Mitigation.

摘要

A novel combinational logic family incorporating interlocked feedback with cascode voltage switch logic has been developed and is shown to be robust to single event transients.