首页> 美国政府科技报告 >High Speed Systolic Array Processor (HiSSAP) System Development Synopsis: LessonLearned
【24h】

High Speed Systolic Array Processor (HiSSAP) System Development Synopsis: LessonLearned

机译:高速脉动阵列处理器(Hissap)系统开发概要:LessonLearned

获取原文

摘要

This report documents the design rationale of the High Speed Systolic ArrayProcessor (HiSSAP) testbed. In addition to reviewing general parallel processing topics, the impact of the HiSSAP testbed architecture on the top level design of the diagnostic and software mapping tools is described. Based on the experience gained in the mapping of matrix-based algorithms on the testbed hardware, specific recommendations are presented in the form of lessons learned, which are intended to offer guidance in the development of future Navy signal processing systems.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号