Self-Checking State Machine Realization in CMOS

摘要

In this reporting period we have accomplished the following: (i) Developed aprocedure for totally self-checking (TSC) checker design for m-out-of-2m codes at the transistor level. (ii) Derived a technique for designing TSC fault-tolerant systems.