Fixed-Width Group CSD Multiplier Design

摘要

This paper presents an error compensation method for fixed-width group canonic signed digit (GCSD) multipliers that receive a W-bit input and generate a W-bit product. To efficiently compensate for the truncation error, the encoded signals from the GCSD multiplier are used for the generation of the error compensation bias. By Synopsys simulations, it is shown that the proposed method leads to up to 84 reduction in power consumption and up to 78 reduction in area compared with the fixed-width modified Booth multipliers.