首页> 外文期刊>IEEE Design & Test of Computers Magazine >Optimizing Multiple EDA Tools within the ASIC Design Flow
【24h】

Optimizing Multiple EDA Tools within the ASIC Design Flow

机译:Optimizing Multiple EDA Tools within the ASIC Design Flow

获取原文
获取原文并翻译 | 示例
           

摘要

This proposed design methodology incorporates modern programming language principles, such as information hiding, to let engineers optimize a design's functionality and simultaneously support multiple EDA tools.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号