机译:Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI)
The authors are with Inter-University Semiconductor Research Center and School of Electrical Engineering and Computer Science, Seoul National University, Seoul 151-742, Korea;
memory array; electrical interference; 3-D memory device; read operation; PCI (paired cell interference);