A general purpose accelerator for digital system design

摘要

With the growing acceptance of simulation tools for the analysis and verification of digital circuits, and the ever increasing complexity of digital system designs involving multiple ASICs and complex commercial VLSI components, designers are demanding increased performance from the design tools. This paper outlines the problems associated with accelerating design verification tools focused for system-level design. The architecture of a commercially available general purpose hardware accelerator is then described to see how these problems can be addressed.