A System for Logical Design of Custom CMOS VLSI Functional Blocks with Reduced Power Consumption

摘要

Abstract We describe a CMOSLD system to automate the design of irregular logic circuits of CMOS library elements. The main criteria of circuits optimization are the area and the power consumption. This system is integrated with software packages Questa Sim , LeonardoSpectrum , and Accusim II ( Mentor Graphics ). This makes it possible to perform efficiently logical simulation, synthesis, resynthesis and estimation of energy consumption based on logical and circuit simulation.