首页> 外文期刊>Solid state technology >Challenges in gate stack engineering
【24h】

Challenges in gate stack engineering

机译:门堆叠工程面临的挑战

获取原文
获取原文并翻译 | 示例
       

摘要

The rapid scaling requirements projected by the International Technology Roadmap for Semiconductors (ITRS) pose several key challenges that are very much dependent on device application. Though progress has been made in the areas of high-k gate dielectrics and metal gate systems, several issues remain ― particularly scaling, threshold voltage control, and mobility degradation ― and it is critical that the industry focus efforts to resolve them.
机译:国际半导体技术路线图(ITRS)提出的快速扩展要求提出了几个关键挑战,这些挑战很大程度上取决于器件的应用。尽管在高k栅极电介质和金属栅极系统领域已经取得了进展,但仍然存在一些问题-特别是缩放,阈值电压控制和迁移率下降-业界必须集中精力解决这些问题。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号