DUV PEB process

摘要

The 2001 International Technology Roadmap for Semiconductors (ITRS) shows the microprocessor gate 3 σ critical dimension control shrinking from 4,3nm in 2002 to 2.0nm in 2007 [1]. Maintaining such critical dimension requirements means that controlling temperature in the post-exposure bake step is crucial.