首页> 外文期刊>Solid-State Electronics >Modeling the effect of source/drain junction depth on bulk-MOSFET scaling
【24h】

Modeling the effect of source/drain junction depth on bulk-MOSFET scaling

机译:模拟源/漏结深度对体MOSFET缩放的影响

获取原文
获取原文并翻译 | 示例
           

摘要

Accurate threshold voltage (V_T) modeling of bulk-MOSFETs is important for device optimization and circuit simulation. Existing V_T models cannot model the impact of source/drain junction depth on V_T rolloff. A new model is proposed that can accurately model bulk-MOSFET V_T including the source/drain junction depth. The model also provides a scale-length that can be used to rapidly predict the minimum channel-length for a given set of technology parameters.
机译:体MOSFET的准确阈值电压(V_T)建模对于器件优化和电路仿真很重要。现有的V_T模型无法模拟源/漏结深度对V_T衰减的影响。提出了一种新模型,该模型可以准确地模拟包括源/漏结深度的体MOSFET V_T。该模型还提供了一个标度长度,可用于快速预测给定一组技术参数的最小通道长度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号