首页> 外文期刊>IEEE Journal of Solid-State Circuits >A second-order double-sampled delta-sigma modulator using additive-error switching
【24h】

A second-order double-sampled delta-sigma modulator using additive-error switching

机译:使用加法误差切换的二阶双采样delta-sigma调制器

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

A second-order double-sampled delta-sigma modulator is described. It uses an additive-error switching scheme to convert capacitor mismatch into an additive out-of-band tone that can be removed by a digital filter. With a sampling rate of 5 MHz and an oversampling ratio of 256, the maximum measured signal-to-noise-and-distortion ratio (SNDR) is 86.3 dB, and the total harmonic distortion is -88.7 dB when the input is 2 dB below full scale. The modulator is fully differential, occupies 5 mm/sup 2/, and dissipates 13 mW.
机译:描述了二阶双采样Δ-Σ调制器。它使用加法误差切换方案将电容器失配转换为可被数字滤波器消除的加法带外音调。在5 MHz的采样率和256的过采样率下,最大测得的信噪比(SNDR)为86.3 dB,当输入低于2 dB时总谐波失真为-88.7 dB全尺寸。调制器是全差分的,占5 mm / sup 2 /,耗散13 mW。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号