...
首页> 外文期刊>IEEE Journal of Solid-State Circuits >Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits
【24h】

Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits

机译:混合信号集成电路中基板噪声的实验结果和建模技术

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

An experimental technique is described for observing the effects of switching transients in digital MOS circuits that perturb analog circuits integrated on the same die by means of coupling through the substrate. Various approaches to reducing substrate crosstalk (the use of physical separation of analog and digital circuits, guard rings, and a low-inductance substrate bias) are evaluated experimentally for a CMOS technology with a substrate comprising an epitaxial layer grown on a heavily doped bulk wafer. Observations indicate that reducing the inductance in the substrate bias is the most effective. Device simulations are used to show how crosstalk propagates via the heavily doped bulk and to predict the nature of substrate crosstalk in CMOS technologies integrated in uniform, lightly doped bulk substrates, showing that in such cases the substrate noise is highly dependent on layout geometry. A method of including substrate effects in SPICE simulations for circuits fabricated on epitaxial, heavily doped substrates is developed.
机译:描述了一种实验技术,用于观察数字MOS电路中开关瞬态的影响,这些数字MOS电路通过穿过基板的耦合干扰集成在同一芯片上的模拟电路。针对CMOS技术,通过实验评估了各种减少衬底串扰的方法(使用模拟电路和数字电路的物理隔离,保护环和低电感衬底偏置),其中衬底包括在重掺杂大块晶圆上生长的外延层。观察表明,降低衬底偏置中的电感是最有效的。器件仿真用于显示串扰如何通过重掺杂体传播,并预测集成在均匀,轻掺杂体衬底中的CMOS技术中衬底串扰的性质,表明在这种情况下,衬底噪声高度依赖于布局几何形状。开发了一种在SPICE模拟中将衬底效应包括在外延,重掺杂衬底上制造的电路中的方法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号