首页> 外文期刊>Software >Fast graph-based instruction selection for multi-output instructions
【24h】

Fast graph-based instruction selection for multi-output instructions

机译:基于图形的快速指令选择,可实现多输出指令

获取原文
获取原文并翻译 | 示例
       

摘要

A multi-output instruction (MOI) is an instruction that produces multiple outputs to its destination locations. Such inherently parallel instructions are becoming more and more popular in embedded processors, due to the advances in application-specific architectures. In order to provide high-level programmability and thus guarantee widespread acceptance, sophisticated compiler support for these programmable cores is necessary. However, traditional tree-based approaches for instruction selection, although very fast, fail to exploit MOIs mainly because of the fundamental limitation of the tree representation. In fact, to generate optimal code with MOIs requires a more general graph-based formulation of the instruction selection problem, which is at least NP-complete. In this paper we present a new methodology to automatically generate from simple instruction set descriptions, graph-based code selectors that can effectively utilize all provided instructions including MOIs. Our experimental results using a set of benchmarks on a target processor with various MOIs of up to two outputs demonstrate that our generated code selectors can quickly and effectively exploit many MOIs at the application level, and therefore are highly desirable both for architecture exploration and as code generators after architecture is fixed.
机译:多输出指令(MOI)是产生多个输出到其目标位置的指令。由于特定于应用程序的体系结构的进步,这种固有的并行指令在嵌入式处理器中正变得越来越流行。为了提供高级可编程性并因此确保被广泛接受,必须对这些可编程内核进行复杂的编译器支持。然而,传统的基于树的指令选择方法尽管非常快,但由于树表示的基本局限性而无法利用MOI。实际上,要生成具有MOI的最佳代码,需要对指令选择问题进行更一般的基于图的表述,这至少是NP完全的。在本文中,我们提出了一种新的方法,可以从简单的指令集描述中自动生成基于图的代码选择器,该选择器可以有效地利用所有提供的指令,包括MOI。我们在目标处理器上使用一组基准的实验结果,具有多达两个输出的各种MOI,这表明我们生成的代码选择器可以在应用程序级别上快速有效地利用许多MOI,因此,对于体系结构探索和作为代码而言都是非常理想的固定架构后的发电机。

著录项

  • 来源
    《Software》 |2011年第6期|p.717-736|共20页
  • 作者单位

    School of Electrical Engineering and Computer Science, Seoul National University, Seoul 151-742, Korea;

    School of Electrical Engineering and Computer Science, Seoul National University, Seoul 151-742, Korea;

    School of Electrical Engineering and Computer Science, Seoul National University, Seoul 151-742, Korea;

    School of Electrical and Computer Engineering, UNIST, Ulsan 689-798, Korea;

    Institute for Integrated Signal Processing Systems (ISS), RWTH Aachen University, D 52056 Aachen, Germany;

    Institute for Integrated Signal Processing Systems (ISS), RWTH Aachen University, D 52056 Aachen, Germany;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    compiler/architecture co-design; code generation; embedded system; asip; iss;

    机译:编译器/架构协同设计;代码生成;嵌入式系统;asip;伊斯;
  • 入库时间 2022-08-17 13:03:53

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号