首页> 外文期刊>Semiconductor science and technology >Impact of intrinsic parameter fluctuations on the performance of In_(0.75)Ga_(0.25)As implant free MOSFETs
【24h】

Impact of intrinsic parameter fluctuations on the performance of In_(0.75)Ga_(0.25)As implant free MOSFETs

机译:固有参数波动对In_(0.75)Ga_(0.25)As无注入MOSFET的性能的影响

获取原文
获取原文并翻译 | 示例
       

摘要

We investigate the level of statistical variability in implant free (IF) MOSFETs, which are one of the most promising candidates III-V channels implementation. We report results for the threshold voltage (V_T) fluctuations in aggressively scaled IF III-V MOSFETs induced by random discrete dopants in the δ-doping plane obtained using 3D drift-diffusion (D-D) device simulations. The D-D simulator is meticulously calibrated against results obtained from ensemble Monte Carlo device simulations. The simulated 30, 20 and 15 nm gate length In_(0.75)Ga_(0.25) As channel IF transistors exhibit threshold voltage standard deviations of 42, 58 and 61 mV, respectively, at a drain voltage of 0.1 V. At a drain voltage of 0.8 V, the threshold voltage standard deviations increase to 55, 71 and 81 mV, respectively. While the standard deviations of V_T in the 30 and 20 nm IF MOSFETs are close to those observed in bulk Si MOSFETs with equivalent gate lengths, the threshold voltage standard deviation in the 15 nm gate length IF MOSFET is lower.
机译:我们研究无植入(IF)MOSFET中的统计可变性水平,这是最有希望的III-V通道实施方案之一。我们报告了使用3D漂移扩散(D-D)器件仿真获得的,由δ掺杂平面中的随机离散掺杂剂引起的,按比例缩放的IF III-V MOSFET的阈值电压(V_T)波动的结果。 D-D模拟器针对从整体Monte Carlo设备模拟中获得的结果进行了精心校准。在0.1 V的漏极电压下,模拟的30、20和15 nm栅极长度In_(0.75)Ga_(0.25)As沟道IF晶体管的阈值电压标准偏差分别为42、58和61 mV。 0.8 V时,阈值电压标准偏差分别增加到55、71和81 mV。尽管在30和20 nm IF MOSFET中V_T的标准偏差与在具有相同栅极长度的体Si MOSFET中观察到的标准偏差接近,但在15 nm栅极长度IF MOSFET中的阈值电压标准偏差较低。

著录项

  • 来源
    《Semiconductor science and technology》 |2009年第5期|68-74|共7页
  • 作者单位

    Department of Electronics & Computer Science, University of Santiago de Compostela, 15782 Santiago de Compostela, Spain;

    Department of Electronics & Computer Science, University of Santiago de Compostela, 15782 Santiago de Compostela, Spain;

    Department of Electronics & Computer Science, University of Santiago de Compostela, 15782 Santiago de Compostela, Spain;

    Department of Electronics & Electrical Engineering, University of Glasgow, Glasgow G12 8LT, Scotland, UK;

    Department of Electronics & Electrical Engineering, University of Glasgow, Glasgow G12 8LT, Scotland, UK;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);美国《生物学医学文摘》(MEDLINE);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

  • 入库时间 2022-08-18 01:31:56

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号