SYNTHESIS OF THREE-LEVEL PROGRAMMABLE LOGIC ARRAYS

摘要

A method of synthesis of three-level logic arrays incorporated into custom VLSIs suggested. A subarray of these arrays is either an AND or OR circuit entering into conventional AND-OR two-level programmable logic arrays (PLA).The three-level arrays occupy a lesser die area than their two-level counterparts.