...
首页> 外文期刊>Neurocomputing >Parameterized digital hardware design of pulse-coupled phase oscillator networks
【24h】

Parameterized digital hardware design of pulse-coupled phase oscillator networks

机译:脉冲耦合相位振荡器网络的参数化数字硬件设计

获取原文
获取原文并翻译 | 示例
           

摘要

This paper proposes a parameterized digital hardware design of pulse-coupled phase oscillator networks that exhibit various synchronization phenomena. We introduce a discretization model with three-valued coupled functions to construct simplified pulse-coupled phase oscillators for parameterized design. The designed digital phase oscillator circuit can change the calculation accuracy and the coupling function shape of oscillators by parameters. One- and two-dimensional pulse-coupled phase oscillator networks are emulated using the designed phase oscillators by setting parameters for the desired network. Experimental results show that the proposed circuit emulates in-/anti-phase and different (out-of-phase) synchronization in two pulse-coupled phase oscillators effectively in an analog large scale integration implementation, and also various synchronization phenomena are observed in large-scale one- and two-dimensional networks. (C) 2015 Elsevier B.V. All rights reserved.
机译:本文提出了一种显示各种同步现象的脉冲耦合相位振荡器网络的参数化数字硬件设计。我们引入具有三值耦合函数的离散化模型,以构造用于参数化设计的简化脉冲耦合相位振荡器。设计的数字相位振荡器电路可以通过参数改变振荡器的计算精度和耦合函数形状。通过设计所需的网络参数,使用设计的相位振荡器模拟一维和二维脉冲耦合相位振荡器网络。实验结果表明,在模拟大规模集成实现中,该电路有效地模拟了两个脉冲耦合相位振荡器中的同相/反相和不同(异相)同步,并且在大型扩展一维和二维网络。 (C)2015 Elsevier B.V.保留所有权利。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号