首页> 外文期刊>Neurocomputing >A scalable CNN architecture and its application to short exposure stellar images processing on a HPRC
【24h】

A scalable CNN architecture and its application to short exposure stellar images processing on a HPRC

机译:可扩展的CNN架构及其在HPRC上的短时曝光恒星图像处理中的应用

获取原文
获取原文并翻译 | 示例

摘要

A CNN-based algorithm for short exposure image processing and an application-specific computing architecture developed to accelerate its execution are presented. Algorithm is based on a flexible and scalable Cellular Neural Networks (CNN) architecture specifically designed to optimize the projection of CNN kernels on a programmable circuit. The objective of the proposed algorithm is to minimize the adverse effect that atmospheric disturbance has on the images obtained by terrestrial telescopes. Algorithm main features are that it can be adapted to the detection of several astronomical objects and it supports multi-stellar images. The implementation platform made use of a High Performance Reconfigurable Computer (HPRC) combining general purpose standard microprocessors with custom hardware accelerators based on FPGAs, to speed up execution time. The hardware/software partitioning and co-design process have been carried out using high level design tools, instead of traditional Hardware Description Languages (HDLs). Results are presented in terms of circuit area/speed, processing performance and output quality. (C) 2014 Elsevier B.V. All rights reserved.
机译:提出了一种基于CNN的短时曝光图像处理算法以及为加快执行速度而开发的专用计算架构。该算法基于灵活且可扩展的蜂窝神经网络(CNN)体系结构,该体系结构专门用于优化CNN内核在可编程电路上的投影。所提出算法的目的是使大气干扰对地面望远镜获得的图像的不利影响最小。该算法的主要特点是,它可以适应多种天文物体的检测,并且支持多星图像。该实施平台使用了高性能可重构计算机(HPRC),将通用标准微处理器与基于FPGA的定制硬件加速器相结合,以缩短执行时间。已使用高级设计工具而非传统的硬件描述语言(HDL)进行了硬件/软件分区和协同设计过程。结果以电路面积/速度,处理性能和输出质量表示。 (C)2014 Elsevier B.V.保留所有权利。

著录项

  • 来源
    《Neurocomputing》 |2015年第1期|91-100|共10页
  • 作者单位

    Univ Politecn Cartagena, Dept Elect Tecnol Comp & Proyectos, Cartagena, Spain;

    Univ Politecn Cartagena, Dept Elect Tecnol Comp & Proyectos, Cartagena, Spain;

    Univ Politecn Cartagena, Dept Elect Tecnol Comp & Proyectos, Cartagena, Spain;

    Univ Politecn Cartagena, Dept Elect Tecnol Comp & Proyectos, Cartagena, Spain;

    Univ Politecn Cartagena, Dept Elect Tecnol Comp & Proyectos, Cartagena, Spain;

    Univ Politecn Cartagena, Dept Elect Tecnol Comp & Proyectos, Cartagena, Spain;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    CNN; HLS; HDL; HPRC; HW/SW Co-execution; FPGA;

    机译:CNN;HLS;HDL;HPRC;硬件/软件共同执行;FPGA;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号