首页> 外文期刊>Microelectronics & Reliability >Integrated CMOS GSM baseband channel selecting filters realized using switched capacitor finite impulse response technique
【24h】

Integrated CMOS GSM baseband channel selecting filters realized using switched capacitor finite impulse response technique

机译:使用开关电容器有限冲激响应技术实现的集成CMOS GSM基带信道选择滤波器

获取原文
获取原文并翻译 | 示例

摘要

A problem of the design and optimization of analog channel selecting filters, which are needed in wireless communication systems, is considered and evaluated in this paper on an example of the baseband GSM (global system for mobile telephony) channel filter. Two versions of this filter, both designed by the authors using switched-capacitor finite impulse response (SC FIR) technique, are presented and compared to each other as well as to other concurrent designs. In order to fully and plausibly compare the both filter versions (the newer and the elder one), the authors decided to design and fabricate both filters using the same technology, i.e., the technology of the elder filter version, which is the two metal, two poly CYE CMOS 0.8 μm process. The conclusions, which have been drawn, are, however, general and to a large extent technology independent. Although both presented filters are switched-capacitor (SC) finite impulse response (FIR) systems [Dabrowski A, Cetnarowicz D, Dhigosz R, Pawlowski P. Design and optimisation of integrated CMOS FIR SC channel filter for a GSM Receiver, European Conference on Circuit Theory and Design, Helsinki, 28-31 August 2001. p I.265; Dhigosz R, Dabrowski A, Pawlowski P. Design and measurement results of the GSM SC FIR channel filter realized in CMOS 0.8 μm technology. In: 9th international conference mixed design of integrated circuits and systems, 2002. p. 607-12] they essentially differ to each other as they are based on two quite different SC FIR delay line structures. In the first filter version Gillingham delay elements [Gillingham P. Stray-free switched-capacitor unit delay circuit. Electron lett 1984;20(7):308-10] are used, while in the second version even and odd delay elements [Dabrowski A. Multirate and multiphase switched-capacitors circuits, London: Chapman & Hall; 1997; Dabrowski A, Menzi U, Moschytz GS. Design of switched-capacitor FIR filters with application to a low-power MFSK receiver. IEE Proceedings-G 1992;139(4):450] are alternately connected to form the delay line. In this way an interesting comparison of these two SC delay line concepts has been possible. It should also be stressed that the frequency responses of both presented filters have been designed using the same technique, i.e., the Kaiser window of order N = 31. The upper frequency is in both cases equal to 500 kHz and the frequency of the controlling clock generator is equal to 1 MHz. The filter with Gillingham delay elements dissipates 30 mW with the 3 V supply voltage and occupies 2.2 mm~2. On the contrary, the even-odd SC FIR filter dissipates 18 mW only with the 3 V supply voltage and occupies 2.4 mm~2. Moreover, the newer filter version has the stopband attenuation greater by about 10 dB than the previous version.
机译:本文以基带GSM(全球移动电话系统)信道滤波器为例,研究和评估了无线通信系统中所需的模拟信道选择滤波器的设计和优化问题。提出了两种版本的滤波器,它们都是由作者使用开关电容器有限冲激响应(SC FIR)技术设计的,并且彼此之间以及与其他并行设计进行了比较。为了全面,合理地比较这两种过滤器版本(较新的和较旧的过滤器),作者决定使用相同的技术(即,较老的过滤器版本的技术,即两种金属)设计和制造这两种过滤器,两个poly CYE CMOS 0.8μm工艺。然而,得出的结论是一般性的,并且在很大程度上与技术无关。尽管两个提出的滤波器都是开关电容器(SC)有限冲激响应(FIR)系统[Dabrowski A,Cetnarowicz D,Dhigosz R,PawlowskiP。用于GSM接收器的集成CMOS FIR SC通道滤波器的设计和优化,欧洲电路会议《理论与设计》,赫尔辛基,2001年8月28日至31日。第I.265页。 Dhigosz R,Dabrowski A,PawlowskiP。以CMOS 0.8μm技术实现的GSM SC FIR通道滤波器的设计和测量结果。在:第9届国际集成电路与系统混合设计国际会议上,2002年。 [607-12],它们本质上彼此不同,因为它们基于两个完全不同的SC FIR延迟线结构。在第一个滤波器版本中,吉林汉姆延迟元件[吉林汉姆P.无杂散的开关电容器单元延迟电路。使用Electron Lett 1984; 20(7):308-10],而在第二版中使用偶数和奇数延迟元件[Dabrowski A.多速率和多相开关电容器电路,伦敦:Chapman&Hall; 1997年; Dabrowski A,Menzi U,Moschytz GS。开关电容器FIR滤波器的设计应用于低功率MFSK接收器。 [IEE Proceedings-G 1992; 139(4):450]交替连接以形成延迟线。这样,就可以对这两个SC延迟线概念进行有趣的比较。还应强调的是,使用相同的技术(即N = 31的Kaiser窗口)设计了两个滤波器的频率响应。在两种情况下,上限频率均等于500 kHz,控制时钟的频率等于500 kHz。发生器等于1 MHz。带有Gillingham延迟元件的滤波器在3 V电源电压下的功耗为30 mW,占地2.2 mm〜2。相反,奇偶SC FIR滤波器仅在3 V电源电压下耗散18 mW,占用2.4 mm〜2。而且,较新的滤波器版本的阻带衰减比以前的滤波器大约10 dB。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号