首页> 外文期刊>Microelectronics & Reliability >A novel mechanical diced trench structure for warpage reduction in wafer level packaging process
【24h】

A novel mechanical diced trench structure for warpage reduction in wafer level packaging process

机译:一种新颖的机械切丁沟槽结构,可减少晶圆级封装工艺中的翘曲

获取原文
获取原文并翻译 | 示例

摘要

The wafer warpage problem, mainly originated from coefficient of thermal expansion mismatch between the materials, becomes serious in wafer level packaging as large diameter wafer is adopted currently. The warpage poses threats to wafer handling, process qualities, and can also lead to serious reliability problems. In this paper, a novel mechanical diced trench structure was proposed to reduce the final wafer warpage. Deep patterned trenches with a depth about 100 μm were fabricated in the Si substrate by mechanical dicing method. Both experiment and simulation approaches were used to investigate the effect of the trenches on the wafer warpage and the influence of the geometry of the trenches was also studied. The results indicate that, by forming deep trenches, the stress on the individual die is decoupled and the total wafer warpage could be reduced. The final wafer warpage is closely related to the trench depth and die width. Trenched sample with a depth of 100 μm can decrease the wafer warpage by 51.4%.
机译:晶片翘曲问题主要源于材料之间的热膨胀系数不匹配,随着目前采用大直径晶片,晶片翘曲问题在晶片级封装中变得严重。翘曲对晶片处理,工艺质量构成威胁,还可能导致严重的可靠性问题。在本文中,提出了一种新颖的机械切丁沟槽结构,以减少最终的晶圆翘曲。通过机械切割方法在Si衬底中制造深度约为100μm的深图案沟槽。实验和仿真方法均用于研究沟槽对晶片翘曲的影响,并研究了沟槽几何形状的影响。结果表明,通过形成深沟槽,单个管芯上的应力得以解耦,总晶片翘曲可以减少。最终的晶片翘曲与沟槽深度和芯片宽度密切相关。深度为100μm的沟槽样品可将晶圆翘曲降低51.4%。

著录项

  • 来源
    《Microelectronics & Reliability》 |2015年第2期|418-423|共6页
  • 作者单位

    State Key Laboratory of Transducer Technology, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences (CAS), Shanghai 200050, China,University of Chinese Academy of Sciences, Beijing 100049, China;

    State Key Laboratory of Transducer Technology, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences (CAS), Shanghai 200050, China,University of Chinese Academy of Sciences, Beijing 100049, China;

    State Key Laboratory of Transducer Technology, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences (CAS), Shanghai 200050, China;

    State Key Laboratory of Transducer Technology, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences (CAS), Shanghai 200050, China;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    Wafer warpage; Wafer level packaging; Trench structure;

    机译:晶圆翘曲;晶圆级包装;沟槽结构;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号