...
首页> 外文期刊>Microelectronics & Reliability >Multi-port dynamic compact thermal models of dual-chip package using model order reduction and metaheuristic optimization
【24h】

Multi-port dynamic compact thermal models of dual-chip package using model order reduction and metaheuristic optimization

机译:利用模型降阶和元启发式优化的双芯片封装多端口动态紧凑热模型

获取原文
获取原文并翻译 | 示例
           

摘要

Delphi-like boundary condition independent (BCI) compact thermal models (CTMs) are the standard for modelling single die packages. However their extraction, particularly in the transient case, will be time consuming due to complex numerical simulations for a large number of external conditions. Lately, new approaches to extract a BC! dynamical CTM (DCTM), based on model order reduction (MOR) were developed. Despite the numerous advantages of this recent method, the lack of numerical tools to integrate reduced-order models (ROM) makes it difficult to use at board level. In this study, a novel process flow for extracting Delphi-inspired BCI DCTMs is proposed. Thus a detailed three-dimensional model is replaced by a BCI-ROM model using FANTASTIC matrix reduction code to generate the data used in the creation of a Delphi-style BCI DCTM. That hybrid reduction method has been applied, at first on a single-chip package (QFN16) then on a dual-chip package (DFN12). Their derived CTM and DCTM have been compared in term of accuracy and creation time using, or not, MOR reduction technique. The results show that for a similar accuracy, the integration of MOR technique allows minimizing the time-consuming numerical simulations and consequently reduce the thermal network creation time by 80%.
机译:类似Delphi的边界条件无关(BCI)紧凑型热模型(CTM)是对单个管芯封装进行建模的标准。但是,由于对大量外部条件进行复杂的数值模拟,因此提取它们(尤其是在瞬态情况下)将非常耗时。最近,提取BC的新方法!开发了基于模型降阶(MOR)的动态CTM(DCTM)。尽管这种最新方法具有许多优点,但缺乏集成降阶模型(ROM)的数值工具,使得在板级上难以使用。在这项研究中,提出了一种新颖的提取Delphi启发的BCI DCTM的流程。因此,使用FANTASTIC矩阵约简代码的BCI-ROM模型替换了详细的三维模型,以生成用于创建Delphi样式的BCI DCTM的数据。该混合减少方法已首先应用于单芯片封装(QFN16),然后应用于双芯片封装(DFN12)。使用或不使用MOR减少技术,已经比较了它们派生的CTM和DCTM的准确性和创建时间。结果表明,对于类似的精度,MOR技术的集成可以最大程度地减少耗时的数值模拟,从而将热网络创建时间减少80%。

著录项

  • 来源
    《Microelectronics & Reliability》 |2018年第8期|222-231|共10页
  • 作者单位

    Univ Paris Ouest, Lab Therm Interfaces Environm, 50 Rue Sevres, F-92410 Ville Davray, France;

    Politecn Milan, Dept Elect Informat & Bioengn, Milan, Italy;

    Thales Global Serv, 19-21 Ave Morane Saulnier, Velizy Villacoublay, France;

    Thales Global Serv, 19-21 Ave Morane Saulnier, Velizy Villacoublay, France;

    Univ Paris Ouest, Lab Therm Interfaces Environm, 50 Rue Sevres, F-92410 Ville Davray, France;

    Thales Global Serv, 19-21 Ave Morane Saulnier, Velizy Villacoublay, France;

    Politecn Milan, Dept Elect Informat & Bioengn, Milan, Italy;

    Univ Federico II, Dept Elect Engn & Informat Technol, Naples, Italy;

    Univ Federico II, Dept Elect Engn & Informat Technol, Naples, Italy;

    Univ Federico II, Dept Elect Engn & Informat Technol, Naples, Italy;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号