...
首页> 外文期刊>Microelectronics & Reliability >Board level reliabiltiy assessment of chip scale packages
【24h】

Board level reliabiltiy assessment of chip scale packages

机译:芯片级封装的板级可靠性评估

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

A large program had been initiated to study the board level reliabiltiy of various types of chip scale package (CSP). The reults on six different packages are reported here, whcih cover flex interposer CSP, rigid interposer CSP, wafer level assembly CSP, and lead frqme CSP. The packages were assembled on the pattern of electrical resistance change. The cycles to failure were analyzed using Weibull distribution function for each type of package. Selected packages were tested in the temperature/humidity chamber under 85degC/85RH for 1000 h. Some assembled packages were tested in vibration condition as well. In all there also cross-sectrical resistance of each package under testing was monitored continuously. Test samples were also cross-sectioned and analyzed under a Scanning Electronic Microscope (SEM). Different failure mechanisms were identified for various packages. It was noted that some packages failed at the solder joints while others failed inside the package, which was packaging design and process related.
机译:已经启动了一个大型计划来研究各种类型的芯片级封装(CSP)的板级可靠性。此处报告了六种不同封装的结果,包括覆盖层柔性插入物CSP,刚性插入物CSP,晶圆级组件CSP和引线质量CSP。封装按照电阻变化的模式组装。使用威布尔分布函数对每种包装类型的失效周期进行了分析。选择的包装在温度/湿度室中于85℃/ 85RH下测试1000小时。还对一些组装好的包装在振动条件下进行了测试。总体上,每个被测包装的跨线电阻也被连续监测。还将测试样品横截面并在扫描电子显微镜(SEM)下分析。为各种包装确定了不同的故障机制。值得注意的是,有些包装在焊点处失效,而另一些在包装内部失效,这与包装的设计和工艺有关。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号