首页> 外文期刊>Microelectronic Engineering >Investigation of silicon nanowire breakdown properties for the realization of one-time programmable memories
【24h】

Investigation of silicon nanowire breakdown properties for the realization of one-time programmable memories

机译:研究硅纳米线击穿特性以实现一次性可编程存储器

获取原文
获取原文并翻译 | 示例
           

摘要

In this work the breakdown properties of silicon nanowires fabricated with a top-down approach are investigated. The breaking voltages and currents of devices based on suspended silicon nanowires with different cross-section widths have been determined. It has been found that devices can be fused using a bias current in the range of 20 μA for sufficiently thin nanowires. In this way a device based on a single nanowire can be used for the fabrication of a fully CMOS-compatible one-time programmable (OTP) memory cell, where the wire conductance distinguishes the ON/OFF states. In the normal operation mode (ON state) the dissipated power can be very low. The solution seems to be promising in terms of scalability and low power consumption, which is a key factor in portable systems.
机译:在这项工作中,研究了采用自顶向下方法制造的硅纳米线的击穿特性。已经确定了基于具有不同横截面宽度的悬浮硅纳米线的器件的击穿电压和电流。已经发现,对于足够细的纳米线,可以使用在20μA范围内的偏置电流来熔化器件。这样,基于单条纳米线的器件可用于制造完全兼容CMOS的一次性可编程(OTP)存储单元,其中线电导率可区分ON / OFF状态。在正常操作模式(开状态)下,耗散功率可能非常低。就可扩展性和低功耗而言,该解决方案似乎很有希望,这是便携式系统中的关键因素。

著录项

  • 来源
    《Microelectronic Engineering》 |2011年第8期|p.2413-2416|共4页
  • 作者单位

    Dipartimento di Ingegneria della Informazione. Universitd di Pisa, Via C. Caruso. 1-56122 Pisa, Italy;

    Dipartimento di Ingegneria della Informazione. Universitd di Pisa, Via C. Caruso. 1-56122 Pisa, Italy;

    lElFT-PlSA, CNR, Via C. Caruso 16, 56122 Pisa. Italy;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);美国《生物学医学文摘》(MEDLINE);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    otp; silicon nanowires; cmos;

    机译:otp;硅纳米线;CMOS;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号