A Framework for Run-time Reconfigurable Systems

摘要

We present a framework for run-time reconfigurable systems. The framework provides a methodology and a design representation which allow to plug in different design and implementation tools. Front-end tools cover design capture, temporal partitioning and scheduling; back-end tools provide reconfiguration control, communication channel generation, estimation, and the final code composition. This paper elaborates on two of the framework's main issues: first, we discuss the design representation Comprising aspects of the problem, the target architecture, and the communication channels. Second, we Present a hierarchical approach to reconfiguration control in multi-FPGA systems.