首页> 外文期刊>Journal of Materials Research >Microstructural studies by transmission electron microscopy of the formation of ultrathin PtSi layers with novel silicidation processes
【24h】

Microstructural studies by transmission electron microscopy of the formation of ultrathin PtSi layers with novel silicidation processes

机译:通过透射电子显微镜对具有新颖硅化工艺的超薄PtSi层的形成进行显微组织研究

获取原文
获取原文并翻译 | 示例
       

摘要

Ultrathin and unifOrm Pt-silicide layers are prepared by electron beam evaporation on a heated silicon substrate and by magnetron sputtering at room temperature followed by rapid thermal annealing (RTP) and selective etching, respectively. In the electron--beam deposited samples, continuous Pt-silicide layers of 6-8 nm thickness are formed after thermal annealing. The interfaces between the silicide layers and the silicon substrate are not atomically flat. In the case of the sputtered Pt, continuous PtSi layers down to 3 nm thick can be produced by using two-step (low-high temperature) and modified two-step (selective etch and high-temperature anneal) RTP silicidation processes. In one-step (high-temperature) processed samples, PtSi is the dominant phase; meanwhile, a small fraction of Pt_l2Si_5 phase is inhomogeneously distributed in the case of thicker PtSi layers. In the two-step RTP processed samples, a Pt/Pt,Si/PtSi/Si layered structure is formed after the first RTP step. The first anneal step is found to be crucial for the roughness and epitaxy of the final PtSi layer. The best Schottky ban-ier heights are found to be 0.249 eV for the 3 nm PtSi/p-Si(l00) Schottky diodes. The e-beam and the sputtered PtSi layers fOllow different epitaxial growth models.
机译:通过在加热的硅基板上蒸发电子束并在室温下通过磁控溅射,然后分别进行快速热退火(RTP)和选择性蚀刻,可以制备超薄和unifOrm Pt硅化物层。在电子束沉积的样品中,热退火后形成了6-8 nm厚的连续Pt硅化物层。硅化物层和硅衬底之间的界面在原子上不是平坦的。在溅射Pt的情况下,通过使用两步(低温)和改进的两步(选择性蚀刻和高温退火)RTP硅化工艺,可以生产出厚度小于3 nm的连续PtSi层。在一步(高温)处理的样品中,PtSi是主导相; PtSi是主要相。同时,在较厚的PtSi层中,一小部分Pt_12Si_5相不均匀分布。在经过两步RTP处理的样品中,在第一步RTP之后形成了Pt / Pt,Si / PtSi / Si层状结构。发现第一步退火对于最终的PtSi层的粗糙度和外延至关重要。对于3nm的PtSi / p-Si(100)肖特基二极管,发现最佳的肖特基势垒高度为0.249eV。电子束和溅射的PtSi层遵循不同的外延生长模型。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号