首页> 外文期刊>International Journal of Electrical Engineering Education >The Inclusive-AND (Equivalence, Exclusive- NOR (EXNOR, XNOR)) and Exclusive-OR (EXOR, XOR) gates in mixed logic
【24h】

The Inclusive-AND (Equivalence, Exclusive- NOR (EXNOR, XNOR)) and Exclusive-OR (EXOR, XOR) gates in mixed logic

机译:混合逻辑中的“与”门(等效,“异或”门(EXNOR,XNOR))和“异或”门(EXOR,XOR)

获取原文
获取原文并翻译 | 示例
       

摘要

Mixed logic notation simplifies the analysis and design of digital circuits and supports self-documenting gate level circuits. Additionally, it provides alternative implementations which could result in reducing the number of gates. The current symbol of the Equivalence gate as an Exclusive OR with the output ASSERTED LOW (Exclusive NOR) is troubling when we want to think of the output ASSERTED HIGH. This had impeded extending the mixed logic approach to Exclusive OR. We suggest introducing an alternative distinct symbol for the Equivalence (Inclusive-AND) gate to facilitate the application of the mixed logic concepts to both the Exclusive-OR and the Inclusive-AND gates.
机译:混合逻辑符号简化了数字电路的分析和设计,并支持自我记录的门级电路。另外,它提供了可能减少门数量的替代实现。当我们要考虑输出ASSERTED HIGH时,等价门的当前符号与输出ASSERTED LOW(Exclusive NOR)互斥。这阻碍了将混合逻辑方法扩展到“异或”。我们建议为等效(“与”门)引入一个替代的独特符号,以促进将混合逻辑概念应用于“异或”门和“与”门。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号