机译:高速低功耗SC电路的设计准则
Department of Electronics, Computer Science and Systems, University of Calabria, Via P. Bucci, 42 C, 87036, Rende (CS), Italy;
Department of Electronics, Computer Science and Systems, University of Calabria, Via P. Bucci, 42 C, 87036, Rende (CS), Italy;
Department of Electronics, Computer Science and Systems, University of Calabria, Via P. Bucci, 42 C, 87036, Rende (CS), Italy;
sc circuits; operational amplifiers; settling time; frequency compensation;
机译:用于高速低功耗电路设计的受限开关动态逻辑电路
机译:用于高速低功耗电路设计的受限开关动态逻辑电路
机译:基于传输门的混合CMOS逻辑低功耗高速平衡XOR-XNOR电路的单元设计方法
机译:面向高速和低功率NML混合电路的设计
机译:用于高速低功耗模数转换器的集成电路设计技术和传感器接口电路的片上校准
机译:具有可调范围CMOS延迟锁定环路的亚皮秒抖动设计适用于高速和低功耗应用
机译:aDE汇编程序流程可快速设计高速低功耗电路