A Sub-1 V nanopower subthreshold current and voltage reference using current subtraction technique and cascoded active load

摘要

A sub-1 V, subthreshold current and voltage references are presented using Cascaded Current Mirrors (CCM) as temperature compensator and cascoded transistors as active load. The CCM uses current subtraction concept for temperature compensation of supply independent current generated from Current Generator Circuit (CGC) giving rise to reference current which is fed to active load circuit (ALC). The ALC consists of cascoded PTAT and CTAT voltages to generate supply and temperature independent output reference voltage. The proposed references are implemented and simulated in Cadence Virtuoso using 180 am CMOS technology model for 0.95-1.8 V supply voltage range. The average output reference voltage of 609.7 mV is obtained with the line regulation of 1.99 mV/V. The supply current of 60.7 nA is found at 0.95 V supply along with Temperature Coefficient (TC) of 44.5 ppm/degrees C for a temperature range of -20 to 108 degrees C. A high-value PSRR of -42 dB at 100 Hz and -17 dB at 1 MHz is achieved. It has an area of 0.0082 mm(2). The obtained average reference current is 6 nA having a slope of 5.5pA/degrees C.